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A plurality of signal channels, each with a failure- 
susceptible element, interconnected to correct for the fail- 
w e  of any me of said elements. The input signals of 
two di.f€erent channels are transmitted through each fail- 
ure-susceptible element during two different cycles of 
operation. The transmitted signals, temporarily stored in 
storage onits, are capplied to majority circuits. Each 
majority circuit, associa%d with a different channel, pro- 
vides a signal corresponding to its channel’s input signal 
as b n g  as not more than one failure-susceptible element 
fails. 
ORIGIN O F  THE INVENTION 
The .invention described herein was made in the per- 
formance !of work under a NASA contract and is subject 
to the ,provisions of Section 3015 of the National Aero- 
nautics and Space Act of 1958, Public Law 85-568 (72 
Stat. 435; 42 USC 2457). 
This invention relates to binary circuitry and more 
particularly to3a system for automatic correction of signal 
errws in binary signal circuitry. 
Many proposals have been made and systems devised 
to cope with the problem of errors occurring in hinary 
signal chamels and other binary logic circuitry which 
are extensively used in data processing systems. Although 
IOgiGa! elements, such as different type gates, aye subject 
to failure, they are generally much more reliable than 
elements such as amplifiers which are used in the various 
signal channels. Hereafter, the elements which are less 
reliable and subject to more frequent failure will be 
referred to as the signal channel elements or failure- 
susceptible elements as distinguished from the logical 
elements which are .much more reliable and which 
are assumed for the present invention to be failproof. 
To prevent the possible failure of a signal channel ele- 
ment to result in emoneous output signals, vwipus re- 
dundant logic circuits have been proposed. Basically in 
all such circuits, redundant signal channels are employed. 
Any significant signal propagates in a plurality of similar 
channels which ;?re so inkrconnected that even if a 
signal Ghannd element fails in any of the redundant chan- 
nels, the final output signal is nevertheless unaffected. 
Thus the .redundant channel circuits automatically correct 
for a failure of any of the signal channel elements. 
Though various presently known redundant logic cir- 
cuits accomplish .the desired results, due to their basic 
mode of opsration, namely redundancy, they require a 
large number of components and elements which greatly 
increase the size and cost of the systems in which they 
are incorporated. Furthermore, the increased number of 
components and elements increases the problems .of main- 
tajning th-, systems in failure-free operating conditions. 
Accordingly, it is an object of the present invention 
to provide a novel system for automatically correcting 
signal eriors produced in signal channels by malfunc- 
tioning signal channel dements. 
Another abject is to provide a new signal error cor- 
recting system which requires fewer redundant channels 
than prior art arrangements. 
A further object is the provision of a relatively simple 
system for providing error-free output signals despite a 
failure of m y  signal channel element therein. 
These and other objects are achieved by providing a 
system in whi& a plurality of interconnected signal chan- 
neb, each one of which includes a failurmuscepiikle 
signal channel element, include a minimum number of 
signal storage elqments and majority circuits. Each 
majority circuit which is associated with a dzerent  signal 
channel i s  supplied with signals from different groups of 
the signal storage elements selected in such a manner 
that even when one of the signal channel elemepts fails, 
providing an erroneous signal, the output of the qajorify 
circuit corrssponds to the input signal of its respective 
15 channel. T b u s  the effect of the failure of the signal 
channel element is nullified, the system p 
matic correctian to prevent an erroneous 
In one embodiment of the invention, automatic cor- 
rection is provided in a two independent signal channel 
20 arrangement by incorporating ane additional dependent 
channel, d e  input of which is a fvnction of the inputs 
to the other two channels. With a pair of si,ml storage 
elements and a single signal channel element associated 
with each channel, the two majority circuits associated 
25 with the two independent channels are supplied with 
signals so that irrespective of the failure of any one of 
the three signal channel elements, the output of each 
majority circuit corresponds to the inpvt of its respective 
channel. 
30 In another embodiment of tbe wherein five 
independent signal channels are in ted, the qddi- 
tional channel is eliminated. Yet tlje majority circuit Of 
each channel provides an ovtpyt correspondipg to tbe 
input to its respective channel as long as only one of the 
The novel features that @re considered characteristic 
of this invention are set forth with particularity in the 
appmded claims. The invention itself both as to  its organi- 
zation and method of operation, as well as addiiional ob- 
40 jects and advantages thereof, \rill beFt be understood from 
the following description when read in connection with 
the accompanying drawings, in which: 
FIGURE 1 is a block diagram useful in explaining the 
principles of operations of .the presevt invevtion; 
-FIGURE 2 is a block diagram of one embodiment of 
the present invention; 
FkGURE 3 is a table, known as the truth table, of +the 
Exclusive-Or €unction; 
a block diagram of another embodiment 
FJGURE 5 is an expanded block diagram of a portion 
of the arrangement shown in FIGURE A; and 
FIGURE 6 is a chart useful in explaining the operation 
of the embodiment shown in FIGURE 4. 
Attention is first directed to FIGURE 1 which is a sim- 
plified block diagrFm useful i s  explaining the principles of 
operation of ,the present invention. In accordance with the 
teachings of <the .invention, it plurality .of signal .chqnnels 
A, B, and N are intewmne;cted by means of logic stitges 
60 12 and 94. Each channel hcludes as input stage 15, a 
failure-susceptible signal channel element (SCE) $6, 
stqrage .stage 17, and a majority circuit 18. Letters A, B, 
and N are used as subscripts to designate the respe.ctive 
The system d k g r a w e d  in FIG. 1 is  coptrded by a 
control circuit 20 to  opera@ in a, dual cycle mode. During 
the first cycle, the signals, such as a binary “1” or a binary 
“0,” swpliedfrom a sjgqal source (not shown) to the 
input stages HA, 15B . . . 15N are supplied, through 
the logic stage $2 to thgir rwp.qctiye ,signal channel,+le- 
ments and th.erefEom to fhe storage $teases ITA, IE7B 
. . . 17N. Then, during the second cycle of operation, 
35 five signal channel elements fails at any given time. 
45 
55 
ents associqted with each ,channel. 
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the output of each input stage is supplied to one of the 
signal channel elements, other than the element in its re- 
spective channel. The signal is supplied either directly or 
after being combined with the output of another of the 
input stages. The oubputs of the signal channel elements 
during this second cycle are also stored in their respective 
storage stages. In FIGURE 1, solid lines represent the 
propagation paths of signals during the first cycle and the 
dashed lines represent the signals propagation paths dur- 
ing the second cycle of operation. In the rest of the figures, 
dashed lines are used to  designate the propagation paths 
of signals during the second cycle only between the input 
stages and the storage stages or units. 
At the end of the second cycle, the signals stored in 
the storage stages 17A, 17B . . . 17N are supplied to the 
logic stage 1 4  wherein the signals are combined so that a 
plurality of inputs are supplied to each majority circnit 
The inputs to each circuit are a function of the signal sup  
plied to the corresponding input stage of the same channel. 
For example, if a “1” is supplied to input stage 15A, after 
the second cycle of operation, the three inputs to circuit 
18A are all “1’s” if all signal channel elements 16A, 16B 
and 16N function properly. If one of the elements fails, 
only two of the inputs to the majority circuit 18A repre- 
sent a “1.” However, since each of two out of the three 
inputs is a “1,” the output of the majority circuit A,t rep- 
resenting the output of channel A is a “1” which corre- 
sponds to the input to  the same channel. 
Reference is now made to FIGURE 2 which is a block 
diagram of one embodiment of the invention in which 
automatic correction is provided for two independent 
channels C and D. Each channel comprises an input stage 
25, a signal channel element 26, two storage units 27 
and 29 which together may be thought of as comprising a 
storage stage such as stage 17A of FIGURE 1. Also a 
majority circuit 28 is associated with each independent 
channel. Subscripts C and D are used to  denote the 
various elements in their respective channels. 
The system also includes a dependent channel P, in- 
cluding an input stage 25P, a signal channel element 26P 
and storage units 27P and 29P. The input signals x and y, 
supplied to channels C and D respectively, are independ- 
ent of one another. However, the input to channel P is 
related to  inputs Y and y, supplied to channels C and D, 
by the Exclusive-Or function, expressed as z=x@y. 
Namely, z is a “1” when x and y differ from one another 
and z is a “0” when x and y are the same. FIGURE 3, 
to which reference is made herein, represents a truth table 
for the Exclusive-Or function. The symbol @ will here- 
after be used to  represent the Exclusive-Or function. 
The system also includes a logic stage 32 which, as 
seen from R G U R E  3, operates as a multi-channel gate. 
Its function is to supply the x, y and z inputs directly t o  
signal channel elements 26C, 26D and 26P respectively 
during the first cycle of operation. These signals are then 
stored in storage units 27C, 27D and 24P. Then during 
the second cycle of operation, the x, y and z signals from 
stages 25C, 2513 and 25P respectively are supplied through 
logic stage 32 to  elements 26D, 26P and 26C respectively. 
Therefrom they are stored in units 29D, 29P and 29C re- 
spectively. Thus, if all three signal channel elements 26C, 
26D and 26P operate properly, an x signal is stored in 
units 27D and 29P and units 27P and 29C store a z signal. 
These signal letters tx, y and z) are shown in parentheses 
in the various storage units diagrammed in FTGURE 2. 
Storage units 27C and 29D are connected through a 
4 
stored in units 27C, 29D and the output of gate 36 which 
is a function of the signals stored in units 27P and 29P. 
When all three signal channel elements 26C, 26D and 
26P operate properly, each of units 27C and 29P stores 
an x signal, and units 27P and 29P store a z signal and a 
y signal respectively. Thus, the output of gate 36 is ac- 
tually an x signal since z=x@y and therefore 
P@x=Y@x@Y=x 
Thus, all three inputs to majority circuit 28C represent x 
signals so that the output of the circuit 28C which repre- 
sents the output of channel C is an x signal, the same as 
its input signal. 
If however one of the signal channel elements is not 
15 functioning properly, one of the three inputs to  circuit 
28C will no longer lbe an x signal. Yet since two out of 
the three inputs will be x signals the output of circuit 28C 
will remain unaltered, i.e. will represent an x signal. For 
example, if signal channel element 26C in channel C mal- 
20 functions, unit 27C may no longer store an x signal. How- 
ever, x signals will be supplied to majority circuit 28C 
from unit 29D and Exclusive-Or gate 36. Thus the output 
of circuit 28C will be an x signal even though the signal 
channel element (26C) in its channel does not function 
Similarly, the inputs to majority circuit 28D are depend- 
ent on the input to input stage 25D of channel D and 
the proper functioning of the signal channel elements. 
When the three circuits function properly, units 27D, 
30 29P store y signals, which is the input to unit 25D. Also, 
the output of Exclusive-Or gate 35 is x@x@y=y. Thus, 
all three inputs to circuit 28D are y signals so that the 
output is also a y signal. Even if one of the signal channel 
elements fails, such as signal channel element 26D, two 
35 of the inputs to  circuit 28D are nevertheless of signals SO 
that the output of circuit 28D remains a y signal despite 
the failure of one of the signal channel elements. 
From the foregoing, it is thus seen that as long as only 
one of the three signal channel elements fails at least two 
40 out of three input signals to each majority circuit corre- 
sponds to the input signal supplied to the input stage of 
its corresponding channel. Thus the majority circuit pro- 
duces an output signal which corresponds to  the input sig- 
nal of its particular channel, which represents the proper 
In another embodiment of the invention, the need for 
an extra channel such as channel P is eliminated when at 
least five independent channels are combined to pro- 
vide automatic correction for a faulty signal channel ele- 
50 ment. Referring to FIGURE 4, there are shown five in- 
terconnected channels desingated R through V. Each 
channel includes an input stage 51, a failure-susceptible 
signal channel elements 52, and a majority circuit 55, 
the output of which represents the channel’s output. Sub- 
55 scripts R through V are used to designate the various ele- 
ments associated with each channel. Let it be assumed 
that input stages 51R through 51V are supplied with bi- 
nary input signals I’ through v respectively, each input 
signal either a “1” or a “0.” 
AS seen from FIGURE 4, the input stages 10 are con- 
nected to the various signal channel elements through 
a logic stage 56 which includes five Exclusive-Or gates 
631 through 65. Each gate is supplied with two inputs 
from another pair of input stages to perform the Exclu- 
65 sive-Or function, the truth table of which is shown in 
FIGURE 3. Gates 6P through 65 are sumlied with in- 
25 properly. 
45 operation of the channel. 
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logic stage 34 to majority circuit 28C, while u n i t s 7 D  puts from stages 51R a n d  51S, 51s ‘&d 51T and 
and 29P are directly connected to majority unit 28D. 51U, 51U and 51V, and 51V and SIR respectively. The 
Units 27C and 29C are also connected to an Exclusive-Or outputs of gates 61 through 65 are connected to the 
gate 35, the output of which is connected to circuit 28D. 70 input of the signal channel elements 52U, 52V, 52R, 52s 
Similarly, units 24P and 29P are connected to an Ex- and 52T respectively. 
chive-Or gate 36 which is connected to the majority The logic stage 56 is controlled by a control circuit 
circuit 28C. 58 so that during a first cycle of operation, the signals 
From the foregoing, it should be appreciated that the r through v from units 5BR through 5BV respectively 
output of majority circuit 28C is a function of the signals i 5  are directly supplied to signal channel elements 52R. 
through 52V. If all the latter mentioned elements func- 
tion properly, signals r through v are stored in storage 
units a, c, e, g and i respectively. During the second cycle 
of operation, the outputs of the five gates 61 through 
65 are supplied to the five signal channel elements and 
stored in storage unit b, d, f, Iz and j .  The output sig- 
nal of gates 61 through 65 may be expressed as r e s ,  
set, f e u ,  u@v, and v @ r  respectively. Thus when ele- 
ments 52U, 52V, 52R, 52s and 52T function properly, 
these ,signals are stored in units h, j ,  b, d, and f respec- 
tively. The signals stored in storage units a through j are 
shown in FIGURE 4 above the output lines of the stor- 
age units which ’are connected to a logic stage 40. The 
function of stage 60 is to combine the various signals sup- 
plied thereto so that if all five signal channel elements 
52R through 52V function properly, the three inputs to 
each majority circuit correspond to the input signal sup- 
plied to its respective channel. Namely, the three inputs 
to circuit 55R are r signals and so on. On the other hand, 
if one of the signal channel elements malfunctions, one 
of the input signals to one of the majority circuits may 
differ from the signal supplied to its respective channel. 
However, since the other two, namely a majority of the 
illput signals do correspond to the channel‘s input signal, 
the output signal of the majority circuit will neverthe- 
less correspond thereto. 
Referring to FIGURE 5 wherein a block diagram of 
the logic stage 60 is shown comprising ten Exclusive-Or 
gates 61 through 70. The output of storage unit a is 
connected through logic stage 60 to majority circuit 55R 
as well as to one input of each of gates 63 and 69. The 
output of storage unit b is connected to one input of each 
of gates 65 and 67, while the output of storage unit c is 
directly. connected to the majority circuit 55s and to 
one input of each of gates 61 and 66. 
The output of storage unit d is connected to one in- 
Thus, the output signal of each majority circuit’corre- 
5 
10 
15 
20 
25 
30 
35 
put of each of gates 48 and 70 while the output of unit 
e is connected to one input of each of gates 64 and 67. 
and to majority circuit 55T. One input of each of gates 
62 and 69 is connected to the output of storage unit f. 40 
In a similar manner, the outputs of storage units g and 
h are connected to circuit 55U, gate 65 and 90 and to 
gates 61 and 63 respectively, while the output of gate i 
is connected to majority circuit 55V and to gates 62 and 
68, and the output of unit j is connected to one input 45 
of each of gates 64 and 66. The output of the paim 
of gates 61 and 42, 63 and 64, 65 and 66, 67 and 68. and 
69 and 70 are.connected to the inputs of majority cir- 
cuits 55R through .55V respectively, whose output sig- 
nals are desingated as Rout. and V,,+respectively. 
From the foregoing, it should be appreciated. that the 
output signals may be represented by the followbg func- 
tional relationships: 
50 
R,,t=Majority of (a, c@h, i@f) 
S,t=Majority of (c,  a@h, e@j) 
Tout=Majority of (e ,  g@b,  c @ j )  
U,t=Majority of (g, e@b, i@d) 
Vout=MAjority of (i, a @ f ,  gted) 
(1) 
(2) 55 
(3 )  
(4) 
(5) 
where a through j represent the signals stored in units a 60 
through j .  
When all five signal channel elements operate properly, 
the signals stored in units a through j are as diagrammed 
in FIGURE 4 so that the functional relationships may be 
expressed as: 85 
Rout=Majority of ( r ,  s@r@s, v @ v @ r )  
Sout=Majority of (s, res&, t @ s @ t )  
Tout=Majority of (t ,  u@t@u, s@s@t) 
=Majority of ( r ,  r, r ) = r  
=Majority of (s, s, s) =s 
=Majoritv of (f, t, t)=t 
(6) 
(7)  
(8) 
70 
sponds to the input signal supplied to its respective! chan- 
nel. 
Assuming that one of the signal channel elements, 
such as element 52T, fails, &en the signals staredin units 
e and f may be ambiguous. Rapresenting suc&sig~~k with 
a question mark (?), the functional relationships may be 
defined as: 
Rout==Majority of ( r ,  s@r@s, v@?) 
=Majority OB (r ,  r, ? )=r  
Sout=Majority-of (s, r@s@r, ?asat) 
=Majority d (s, s, ?) =s 
TOut=Majority of (?, u@t@w; s@s&) 
=Majority of (?, t, t ) = f  
UOut=Majority of (u, ?@tau, v@uCBv) 
=Majority of (u, ?, u)=u 
Vout=Majority of (v, ?@r, u@u@v) 
=Majority of (v, ?, v )=v  
(11) 
(12) 
(13) 
(14) 
(15) 
Fi-om the above relationshi@, it is seen-that each of 
the majority circuits is supplied with one ambiguous in- 
put signal. Hbwever, since a majority, namely two out 
of the three signals corresponds t o  the input to its re- 
spective channel, its output will correspond thereto. Thus 
%ut through Vout will bk signals r through v which equal 
the input signals r thtough v supplied to  channels R 
through V respectively. 
The teachings herein disclosed may further be exem- 
plified in conjunction with R G U R E  6. Let us assume 
that r, s, and f, are binary “1’s” and u and v are binary 
‘‘Us.” Then storage units a through j will store binary 
signals as shown in, row 1 of FIGURE 6. The input sig- 
nals to circuits 55R through 55V and. output signals 
Rout through Vout are also shown in row 1. If however 
signal channel element 52R fails, the signals in units a 
and b are no longer binary “1’s” but rather binary “0’s” 
as shown in row 2. Therefore, only two input signals to 
each majority circuit correspond to the channel’s input 
signal. However, the output’ signals Rout through Vout 
remain unaltered. Row 3 represents the signals stored and 
produced when signal channel element 52T fa&. 
From. the foregoing description,; it should therefore be 
appreciated that in accordance with the teachings of the 
present invention, a plurality of signal channels may be 
interconneGted to provide automatic fault correction to  
prevent the failure of any one- signal channel element 
from resulting in error signals. As herebefore described, 
logic stages comprising. of pluralities of Exclusive-Or 
gates are used, together with majority circuits, one such 
circuit being included in each independent signal chan- 
nel. Each majority circuit #is supplied with three input 
signals. When all failure-susceptible signal channel ele- 
ments operate properly, the three input signals to each 
majority circuit are the same as the input signal to the 
particular channel, so that the majority circuit’s output 
signal is the same. But when one of the signal channel 
elements fails, only two input signals are the same as 
the channel’s input signal. However, since two out of 
three represents la majority, the majority cirauit’s output 
signal representing the channel’s output: signah is< the 
same as the input signal to the channel. 
It is appreciated by those familiar with the art that 
modifications may be made in.the arrangements as shown 
without departing from the true spirit of the invention. 
Therefore, all modifications ‘and equivalents are deemed 
to  fall within the scope of the invention‘as claimed in 
the appended claims, 
What is claimed is: 
1. A system for automatically correcting for signal 
errors produced in a plurality of signal channels by the 
failure of one failure-susceptible element in one of said 
channels, the system comprising: 
a plurality of signal channel’s each channel including 
input means for receivim an input signal, a failure- 
Uoui=Maiorify of (u,  t@t@u, v @ u @ v )  
=Majority of (ZZ, u, u)=u (9) 
Vout=Majority of (v, r@v@r,  u@u@v)  - -  
=Majority of (v, v, v)=v (10) 75 susceptible element and a pair of signal-storing ele- 
8 
ments coupled to the output of the failwe-suscepG 
ible element; 
a first logic stage for transferring input signals received 
by said plurality of input means to said plorality 
of failure-susceptible elements for stmind said si@ 
nals in said plurality of signal-storing elem6nts; 
a second logic stage interposed between said plu- 
rality of signal-storing elements and said majority 
circuits for supplying each majority circuit associated 
with a different one of said channels with input 
signals which are a function of the input signal to 
its respective channel and the functioning of said 
failure-susceptible elements, whereby all the input 
signals supplied to each majority circuit correspond 
to the input signal supplied to its respective channel 
when all failure-susceptible elements function prop- 
erly and only a majority of the input signals supplied 
to each majority circuit correspond to the input signal 
supplied to its respective channel when one of said 20 
failure-susceptible elements malfunctions. 
second means interposed between said storage elements 
and said majority circuits for supplying to each ma- 
jority circuit signals stored in selected ones of said 
storage elements, and at  least one signal which is, 
a fuoction of signals stored in two storage elements, 
tvhereby all three input signals supplied to each ma- 
jdrity circuit correspond to the input signal received 
by the channel with which the majority circuit is. 
assodated when all three failure-susceptible ele- 
ments operate properly and only two of the three 
input signals supplied to the majority circuit corre- 
spond to the channel’s input signals when only one 
of the three failure-susceptible elements malfunc- 
tions. 
4. The system defined in claim 3 wherein the independ- 
e i t  input signals to said independent channels are x and 
Y rewctively each being either a binary “zero” or a. 
binary “one,” and the dependent input signal is z=x@Y,. 
where @ represents the Exchsive-Or function. 
5. n e  system defined in claim 4 wherein during a. 
fi1 st cycle of opsation said failure-susceptible elements, 
2. In a multi-signal cliannel system wherein an input are supplied with the input signals X, Y and z received by 
signa1 received in each channel propagates through a their respective channels and during a second cycie Of 
failure-susceptBle elenlent, a system for automatically operation each failure-susceptible element is supplied 
correcting for the malfunctioning of one of said elements 25 with an input signal from one of the Other two channels, 
to provide an output signal from each channel which whereby the signals received by said failure-susceptible 
corresponds to the input signal received by the channel elements are stored in said Six Storage elements when all 
the system comprising: three failure-susceptible elements function properly, each! 
first logic means coupled to the inputs of said failure- input signal being stored in a different pair of storage 
susceptible elements for supplying the input signals 30 elements. 
to said elements to provide a first plurality of signals; 6. The system defined in claim 5 wherein said second 
means for storing said first plurality of signals; means includes first and sec0r.d Exclusive-Or gates said! 
a plurality of majority circuits, each circuit providing first gate being coupled to two storage elements wherein 
an output signal as a function of a majority of the signals x and x@y are stored to provide an output signal 
signals supplied thereto; and x@x@y supplied as one input to the majority circuit asso- 
second logic means coupling said means for storing ciated with the independent channel receiving said y input 
to  said plurality of majority circuits to supply a signal, said latter mentioned majority circuit being 
predetermined combination of signals out of said further provided with signals from the two storage ele- 
first plurality of signals stored in said means for ments wherein said 3’ input signals are stored and sai8 
storing to each majority circuit, whereby all the 40 second gate being coupled to two other storage elements 
signals supplied to each majority circuit correspond wherein signals y and x @ y  are stored to  provide an out- 
to the input signal of the signal channel with which put signal y@x@y supplied as one input to the majority 
the majority circuit is associated when all of said circuit associated with the channel supplied with said x 
failure-susceptible elements function properly and input signal, and means for providing said latter men- 
a majority of the signals supplied to  each majority tioned majority circuit with the x signal stored in two of 
circuit correspond to the input signal of the respec- 45 said storage elements. 
tive channel when only one of said failure-suscepti- 9. The method of automatically correcting for signal 
ble elements malfunctions. errors produced in a plurality of signal channels due 
3. A system for automatically correcting for signal to the failure of one failure-susceptible element in one 
errors producible by the malfunctioning of one failure- of said channels, to  correctly transmit input signals there- 
susceptible element in one of two independent signal 50 through, each input signal being associated with a different 
channels, the system comprising: one of said channels, the steps comprising: 
transmitting the input signal of each channel through 
its respective fdure-susceptible element; 
storing the input signals transmitted through the plu- 
rality of failure-susceptible elements in a first plu- 
rality of storage elements; 
transmitting the input signal which is supplied through 
the failure-susceptible element of a channel other 
than the channel with which the input signal is 
as5ociated; 
storing the signals transmitted through said failure- 
susceptible elements in a second plurality of storage 
elements; and 
utilizing signals stored in different ones of the storage 
elements in said first and second pluralities of storage 
elements to provide for each channel an output sig- 
nal which corresponds to the input signal of the re- 
spective channel when not more than one of said 
failure-susceptible 
8. A method of automatically correcting for signal 
errors producible by the malfunctioning Of one failure- 
susceptible element in one of five independent channels, 
the steps comprising: 
trassmitting the input signals of said five channels 
’ 
a plurality of majority circuits; and 
35 
a pair of independent channels, each channel includ- 
ing means for receiving an independent input signal, 
a failure-susceptible element for providing an output 
signal which is in a preselected functional relation- 55 
ship with the input signal supplied thereto, when 
said element functions properly, a pair of storage 
elements, each for storing therein the output signal 
provided by said failure-susceptible element, a ma- 
jority circuit for providing an output signal which 60 
is the same as the signal supplied to  a majority of 
the input terminals thereof; 
a dependent channel including means for receiving a 
dependent input signal which is a function of the 
input signals supplied to said Pair Of independent 
channels, a failure-suscept?ble element and a pair of 
storage elements coupled to the output of the failure- 
susceptible element; 
first means for successively supplying to each failure- 
susceptible element the input signal received by its 70 
respective channel and the input signal received by 
the other of the two channels, means for successively 
supplying the outpL1t signal of each failure-suscepti- 
ble element to the two storage elements coupled 
thereto; and 75 
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through their respective failure-susceptible elements 
during a first cycle; 
storing the signals transmitted during said first cycle 
in a first plurality of storage elements; 
combining pairs of input signals of different channels 
to produce five signals each being a function of a 
different pair of input signals; 
during a second cycle, transmitting through each failure- 
susceptible element one of said signals which is a 
function of the input signals of two channels other 
than its respective channel; 
storing the signals transmitted during said second cycle 
in a second plurality of storage elements; 
producing signals each of which is a predetermined 
function of two signals stored in two storage elements 15 
in said first and second pluralities of storage ele- 
ments; and 
utilizing the last produced signals and the signals stored 
in said first plurality of storage elements to form five 
groups, each group including three signals and being 20 
associated with a different one Qf said five channels, 
at least a majority of the three signals in each group 
corresponding to the input signal of the channel 
with which the group is associated when at  least 
four of said five failure-susceptible elements function 25 
properly. 
9. The method defined in claim 8 wherein in said step 
Y 743 
1 
10. The method defined in claim 9 wherein each group 
of three signals at least two of the signals corresponds 
to one of the input signals when not more than one of 
said failure-susceptible elements malfunctions. 
11. In a multichannel system wherein an input signal 
received by each channel propagates through a failure- 
susceptible element, the method of automatically correct- 
ing for the malfunctioning of not more than one failure- 
susceptible element, the steps comprising: - -  
propagating through each failure-susceptible element the 
input signal supplied to its corresponding channel 
during a first cycle and a signal which is a function 
of at least the input signal of one other channel 
during a secoEd cycle; 
storing the propagated signals in storage elements; and 
utilizing the stored signals in groups to  provide a 
group signal representing the signals of a majority 
of the signals in each group comprising of three 
signals, at least two of three signals in each group 
corresponding to a different one of the input signals 
when xot more than one of said failure-susceptible 
elements malfunctions. 
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